Abstract: This paper presents an ultralow power 0.6 V 116 nW neural spike acquisition integrated circuit with analog spike extraction. To reduce power consumption, an ultralow power self-biased current-balanced instrumentation amplifier (IA) is proposed. The passive RC lowpass filter in the amplifier acts as both DC servo loop and self-bias circuit. The spike detector, based on an analog nonlinear energy operator consisting of a low-voltage open-loop differentiator and an open-loop gate-bulk input multiplier, is designed to emphasize the high frequency spike components nonlinearly. To reduce the spike detection error, the adjacent spike merger is also proposed. The proposed circuit achieves a low IA current consumption of 46.4 nA at 0.6 V, noise efficiency factor (NEF) of 1.81, the bandwidth from 102 Hz to 1.94 kHz, the input referred noise of 9.37 µVrms, and overall power consumption of 116 nW at 0.6 V. The proposed circuit can be used in the ultralow power spike pulses acquisition applications, including the neurofeedback systems on peripheral nerves with low neuron density.
Introduction
Ultralow power consumption is highly required to avoid overheating surrounding tissues in many neuroprosthetic devices, as well as to operate the device for long term with limited power capacity under implanted condition [1] . In neural engineering of the central nervous system, using multi electrodes array, recording of the entire waveforms are required in order to classify the features from different neurons. However, in neurofeedback applications on peripheral nerves with low neuron density, the low supply voltage neural signal processing with only the spike features rather than dealing with the entire signal waveform can be a low power solution. The typical characteristics of the neural spikes are summarized in Table 1 [1] [2] [3] [4] [5] .
The spikes are rare events in neural signal with 10-120 fires/s?therefore, it is desirable to record only the spikes in order to reduce the power consumption while preserving the important information of the neuronal activities. To record the full waveform of the neurosignals, the amplifier with the acquisition bandwidth higher than the interested neural frequency range of typical 5-10 kHz is required. However, in the case of the spike extraction with the digital pulse train form, the required acquisition bandwidth can be reduced to near 1 kHz, considering the low firing rate of 10-120 fires/s. To record the low frequency neural signals, high power and area consumptions are required to reduce the flicker noises. In the spike pulse extraction, the required noise specifications also can be relaxed because the spike pulse information can be obtained with the high frequency components. The relaxed Instrumentation amplifiers (IAs) are key building blocks of neural signal acquisition circuits. Specifically, the capacitively-coupled IA (CCIA) and current-balanced IA (CBIA) are widely used for low-power, and low-noise biopotential acquisition [6] . In addition, the CCIA has PVT-tolerant characteristics due to its feedback configuration, (i.e., the gain is determined by the ratio of input capacitors to feedback capacitors when the open-loop gain of the amplifier is sufficiently large). Although a recently proposed self-biased current-reuse scheme can reduce its power consumption [7] , the inherent maximum bandwidth is limited by the frequency compensation for feedback stability. In contrast, the CBIA gain is mostly determined by the ratio of resistors and affected by the corner variations of the transistor parameters, including source and drain resistances. In addition, it has an open-loop operation, thus exhibiting a wider bandwidth without frequency compensation. We adopted the CBIA architecture to achieve the ultralow power consumption in the proposed IC.
The digital analysis of spike signals requires a high sampling rate of the analog-to-digital converter and presents a high-power consumption for signal processing. The typical action potentials have frequency components in the range from 100 Hz to 5 kHz, and appear up to 100 times per second. The minimum required sampling rate for these potentials is 10 kHz. Given that spikes appear sporadically in the time domain, this high-frequency sampling results in unnecessary power consumption. On the other hand, the nonlinear energy operator (NEO) is widely used to estimate the instantaneous frequency and amplitude of the signal, and it has been reported to be sensitive to signal discontinuity and superior to other energy estimators for detection in noisy signals [8] [9] [10] . In general, the NEO requires three analog building blocks, namely, a differentiator, a four-quadrant multiplier, and a difference amplifier. These building blocks allow to emphasize high-frequency components, such as spikes, and attenuates the low-frequency components. In addition, a threshold is usually applied on the nonlinearly emphasized output of the NEO, and the spike detection depends on threshold crossing. The threshold can be a scaled average of the NEO output using a lowpass filter (LPF). Given its simplicity, analog NEO-based spike extraction is a suitable and ultralow power solution [11] .
In this paper, we propose an ultralow power neural spike acquisition IC with analog spike extraction supplied with 0.6 V. To reduce power consumption, we include a self-biased CBIA, which has a low current consumption and achieves a suitable noise efficiency factor (NEF). The passive RC LPF acts as both DC servo loop (DSL) and self-bias circuit. The ultralow power analog domain NEO composed of a low-voltage open-loop differentiator, and an open-loop gate-bulk input multiplier is designed to emphasize the high frequency spike components nonlinearly. The comparison threshold is generated by low-pass filtering the NEO output. To reduce the spike detection error by the NEO operation, the adjacent spike merger is also proposed. This paper is organized as follows: Section 2 details the design, operation principle, and circuit of the proposed ultralow power neural spike acquisition IC with analog spike extraction. Section 3 presents the fabricated IC and measurement results. Finally, conclusions and summary are described in Section 4. Figure 1 shows the top-level block diagram of the proposed neural spike acquisition IC that is composed of input high pass filter (HPF), self-biased CBIA, analog NEO, comparator (CMP), and spike merger (SPIKE_MERGER) circuit. The neural input signal from electrodes, AINP and AINN, is high-pass filtered through pseudo-resistors with an adjustable corner frequency from 0.4 Hz to 115 Hz. To reduce power consumption, we designed the ultralow power IA (ULPIA) using two stage cascaded CBIAs. In the CBIA, the RC LPF acts as DSL, and also provides self-biased operation.
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where x(t) is the input signal. Although the input HPF and DSL remove the low-frequency components, baseline fluctuations are still present in the output signal of the IA, between IA_OP and IA_ON. At the next stage, the analog NEO attenuates the low-frequency components and emphasizes the high-frequency spike-related components. Moreover, we designed the analog NEO to be reconfigurable into other energy operator schemes as shown in Figure 2 . The TH_GEN generates the threshold voltage for spike detection, whose level is compared with the NEO output at the comparator. The comparator output usually includes adjacent multiple pulses driven from the nonlinear operation of the NEO corresponding to one neural spike. Such multiple pulses cannot be eliminated perfectly by using a hysteresis comparator. Hysteresis can undermine the spike detection sensitivity. Therefore, we designed an adjacent spike merger circuit, which merges the adjacent spikes within a predefined time window. In the adjacent spike merger circuit, a counting clock with 6.75 kHz is used, and the merging window is programmable from 0.30 ms to 2.37 ms. Assuming the rare firing rate of typically less than 120 fires/s in neural spike activity, the merging window of the proposed spike merger circuit is shorter than the spike firing periods. Thus, the spiker merger can effectively reduce the detection error of the analog NEO. The general continuous NEO is defined as
where x(t) is the input signal. Although the input HPF and DSL remove the low-frequency components, baseline fluctuations are still present in the output signal of the IA, between IA_OP and IA_ON. At the next stage, the analog NEO attenuates the low-frequency components and emphasizes the high-frequency spike-related components. Moreover, we designed the analog NEO to be reconfigurable into other energy operator schemes as shown in Figure 2 . The TH_GEN generates the threshold voltage for spike detection, whose level is compared with the NEO output at the comparator. The comparator output usually includes adjacent multiple pulses driven from the nonlinear operation of the NEO corresponding to one neural spike. Such multiple pulses cannot be eliminated perfectly by using a hysteresis comparator. Hysteresis can undermine the spike detection sensitivity. Therefore, we designed an adjacent spike merger circuit, which merges the adjacent spikes within a predefined time window. In the adjacent spike merger circuit, a counting clock with 6.75 kHz is used, and the merging window is programmable from 0.30 ms to 2.37 ms. Assuming the rare firing rate of typically less than 120 fires/s in neural spike activity, the merging window of the proposed spike merger circuit is shorter than the spike firing periods. Thus, the spiker merger can effectively reduce the detection error of the analog NEO. 
Ultralow Power Self-Biased CBIA
The circuit diagram of proposed ultralow power self-biased CBIA is shown in Figure 3 . The input signals are high-pass filtered using the input HPF, as shown in Figure 3a , and the filtered signals are amplified by the CBIA, as shown in Figure 3b . Figure 3c shows the implementation of the pseudo-resistors array. In Figure 3b , the input transistor pair, PM3 and PM4, constitutes source followers, and thus the voltage across RIN becomes the buffered copy of the differential input voltage between INP and INN. The CBIA is designed using the medium threshold voltage (Vth) transistors, which have lower Vth than the normal Vth transistors in typical 0.18 μm process. The PM3 and PM4 have the operation points of |VGS| = 223 mV, |Vth| = 132 mV, |VDS| = 250 mV, and are operated in the saturation region. The voltage difference across RIN results in the current difference of PM3 and PM4. Then, the differential output voltage between OUTP and OUTN is determined by the multiplication of this current difference and output resistance ROUT, which is implemented using the adjustable pseudo-resistor. The gain of the IA is proportional to the ratio between resistors RIN and ROUT. The central node between the two pseudo-resistors ROUT is connected to gate of n-type metal oxide semiconductor (NMOS) loads NM1 and NM2 to form a resistive common-mode feedback.
Adjustable pseudo-resistors RLPF and metal-insulator-metal (MIM) capacitors CLPF form the passive LPF, whose output is connected to the gates of PMOS current sources PM1 and PM2. Therefore, the low-frequency components of the output signals are negatively returned using this feedback loop, and the IA can be operated in self-bias mode. In this system, the input HPF rejects the DC components of the input signal. The negative feedback of passive LPF using RLPF and CLPF forms DSL, and the additional HPF characteristics can be obtained. Given that the DC gain of the passive LPF is unity, the DC rejection performance of this DSL is worse than that using active Miller integrators. However, this DSL does not consume additional power. Moreover, the gate bias voltages of PM1 and PM2 are provided by the LPF, and the IA can be operated in the self-biased mode. The DC bias current of both NM1 and NM2 is 11.6 nA, and the IA current consumption is 23.2 nA with supply voltage of 0.6 V. To achieve adequate amplification gain, two IAs are cascaded. The design values of the CBIA are summarized in Table 2 . 
The circuit diagram of proposed ultralow power self-biased CBIA is shown in Figure 3 . The input signals are high-pass filtered using the input HPF, as shown in Figure 3a , and the filtered signals are amplified by the CBIA, as shown in Figure 3b . Figure 3c shows the implementation of the pseudo-resistors array. In Figure 3b , the input transistor pair, PM 3 and PM 4 , constitutes source followers, and thus the voltage across R IN becomes the buffered copy of the differential input voltage between INP and INN. The CBIA is designed using the medium threshold voltage (Vth) transistors, which have lower Vth than the normal Vth transistors in typical 0.18 µm process. The PM 3 and PM 4 have the operation points of |V GS | = 223 mV, |Vth| = 132 mV, |V DS | = 250 mV, and are operated in the saturation region. The voltage difference across R IN results in the current difference of PM 3 and PM 4 . Then, the differential output voltage between OUTP and OUTN is determined by the multiplication of this current difference and output resistance R OUT , which is implemented using the adjustable pseudo-resistor. The gain of the IA is proportional to the ratio between resistors R IN and R OUT . The central node between the two pseudo-resistors R OUT is connected to gate of n-type metal oxide semiconductor (NMOS) loads NM 1 and NM 2 to form a resistive common-mode feedback.
Adjustable pseudo-resistors R LPF and metal-insulator-metal (MIM) capacitors C LPF form the passive LPF, whose output is connected to the gates of PMOS current sources PM 1 and PM 2 . Therefore, the low-frequency components of the output signals are negatively returned using this feedback loop, and the IA can be operated in self-bias mode. In this system, the input HPF rejects the DC components of the input signal. The negative feedback of passive LPF using R LPF and C LPF forms DSL, and the additional HPF characteristics can be obtained. Given that the DC gain of the passive LPF is unity, the DC rejection performance of this DSL is worse than that using active Miller integrators. However, this DSL does not consume additional power. Moreover, the gate bias voltages of PM 1 and PM 2 are provided by the LPF, and the IA can be operated in the self-biased mode. The DC bias current of both NM 1 and NM 2 is 11.6 nA, and the IA current consumption is 23.2 nA with supply voltage of 0.6 V. To achieve adequate amplification gain, two IAs are cascaded. The design values of the CBIA are summarized in Table 2 . 
Analog NEO-Based Spike Extraction
The NEO is known to outperform other spike extraction methods in conditions such as low SNR [9] [10] [11] . Therefore, we implemented the spike detector based on the NEO using an open-loop differentiator and a subthreshold four-quadrant multiplier, also with supply voltage of 0.6 V. The open-loop configuration of the differentiator (differentiator (DIFF) in Figure 2 ) and the gate-bulk input scheme of the multiplier (multiplier (MUL) in Figure 2 ) are based on the design in [11] .
The open-loop differentiator and its common-mode feedback circuit are illustrated in Figure 4a ,b, respectively. The differentiator does not require an operational amplifier and can achieve a low current consumption of 53 nA including the feedback circuit. The differentiator gain can be expressed as
where
and the r oCS is the output resistance of the 5.8 nA current source. The zero of the transfer function is at the origin, and the input signal is differentiated before the dominant pole. The design values of the differentiator are summarized in Table 3 .
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Devices
The multiplier current consumption is 71.6 nA. The design values of the multiplier are summarized in Table 4 . The threshold voltage (COMP_TH) for the comparator input is generated in the TH_GEN block as shown in Figure 6 . The threshold voltage can be selected among NEO_OUT_LPF, COMP_TH_UP, COMP_TH_DN, and COMP_TH_STATIC. The static threshold (COMP_TH_STATIC) is generated from the voltage digital-to-analog converter. The low pass filtered signal (NEO_OUT_LPF) from the NEO output (NEO_OUT) is fed to the analog level shifter (source follower). In the case of positive spike detection, the low pass filtered signal (NEO_OUT_LPF) should be down-shifted to COMP_TH_DN. In the case of negative spike detection, the low pass filtered signal (NEO_OUT_LPF) should be up-shifted to COMP_TH_UP. Figure 5 . Subthreshold four-quadrant multiplier using gate and bulk input. Table 4 . Design values of multiplier.
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The threshold voltage (COMP_TH) for the comparator input is generated in the TH_GEN block as shown in Figure 6 . The threshold voltage can be selected among NEO_OUT_LPF, COMP_TH_UP, COMP_TH_DN, and COMP_TH_STATIC. The static threshold (COMP_TH_STATIC) is generated from the voltage digital-to-analog converter. The low pass filtered signal (NEO_OUT_LPF) from the NEO output (NEO_OUT) is fed to the analog level shifter (source follower). In the case of positive spike detection, the low pass filtered signal (NEO_OUT_LPF) should be down-shifted to COMP_TH_DN. In the case of negative spike detection, the low pass filtered signal (NEO_OUT_LPF) should be up-shifted to COMP_TH_UP. The simulation results of the spike detection with typical neural input signals are shown in Figure 7 . The neural inputs, between INP and INN, include the baseline components and the spike components. The baseline components are sinusoidal with the frequency of 40 Hz and the amplitude of 500 µVpk. The spike pulse components are triangular with the bottom pulse width of 100 µs, peak amplitude of 400 µV, and firing rate of 100 Hz. In the simulation, the full spike detection chain path from input HPF, ULPIA, NEO, and the TH_GEN is included. The transient noise simulation is performed with the noise bandwidth from 0.1 Hz to 100 kHz. The simulation results show that the typical neural spikes can be detected properly under baseline fluctuation. The simulation results of the spike detection with typical neural input signals are shown in Figure 7 . The neural inputs, between INP and INN, include the baseline components and the spike components. The baseline components are sinusoidal with the frequency of 40 Hz and the amplitude of 500 μVpk. The spike pulse components are triangular with the bottom pulse width of 100 μs, peak amplitude of 400 μV, and firing rate of 100 Hz. In the simulation, the full spike detection chain path from input HPF, ULPIA, NEO, and the TH_GEN is included. The transient noise simulation is performed with the noise bandwidth from 0.1 Hz to 100 kHz. The simulation results show that the typical neural spikes can be detected properly under baseline fluctuation. The NEO output usually includes adjacent multiple spikes responsive to one neural spike input. In the proposed design, we remove such glitches by merging adjacent spikes within very short intervals that contain them. The simulation results of the spike detection with typical neural input signals are shown in Figure 7 . The neural inputs, between INP and INN, include the baseline components and the spike components. The baseline components are sinusoidal with the frequency of 40 Hz and the amplitude of 500 μVpk. The spike pulse components are triangular with the bottom pulse width of 100 μs, peak amplitude of 400 μV, and firing rate of 100 Hz. In the simulation, the full spike detection chain path from input HPF, ULPIA, NEO, and the TH_GEN is included. The transient noise simulation is performed with the noise bandwidth from 0.1 Hz to 100 kHz. The simulation results show that the typical neural spikes can be detected properly under baseline fluctuation. The NEO output usually includes adjacent multiple spikes responsive to one neural spike input. In the proposed design, we remove such glitches by merging adjacent spikes within very short intervals that contain them. The NEO output usually includes adjacent multiple spikes responsive to one neural spike input. In the proposed design, we remove such glitches by merging adjacent spikes within very short intervals that contain them. Figure 8a ,b show the circuit diagram and typical timing diagram of the adjacent spike merger. 
Measurement Results
The die photo of the proposed neural spike acquisition IC is shown in Figure 9 . We fabricated the IC using the standard 0.18 μm complementary metal oxide semiconductor (CMOS) process, obtaining a chip of 470 μm × 2600 μm. The power breakdown of the IC is shown in Table 4 . The supply current of the ULPIA using the 2-stage CBIA is 46.4 nA, and the total supply current of the IC is 193.3 nA with 0.6 V power supply. In the adjacent spike merger circuit, a counting clock (CLK) with 6.75 kHz is used, and the spike merging window can be programmable from 2 CLK to 16 CLK (0.30 ms to 2.37 ms). Assuming the rare firing rate of typically less than 120 fires/s in neural spike activity, the merging window of the proposed spike merger circuit is shorter than the spike firing periods. Thus, the spike merger can effectively reduce the detection error of the analog NEO. As shown in Figure 8b , the adjacent spike merger circuit maintains signal SPIKE_OUT at the high level during merging window length after the rising edge of comparator input COMP_IN. The adjacent spikes within typical 8 CLK periods (1.19 ms) are merged to eliminate glitches.
The die photo of the proposed neural spike acquisition IC is shown in Figure 9 . We fabricated the IC using the standard 0.18 µm complementary metal oxide semiconductor (CMOS) process, obtaining a chip of 470 µm × 2600 µm. The power breakdown of the IC is shown in Table 5 . The supply current of the ULPIA using the 2-stage CBIA is 46.4 nA, and the total supply current of the IC is 193.3 nA with 0.6 V power supply. In the adjacent spike merger circuit, a counting clock (CLK) with 6.75 kHz is used, and the spike merging window can be programmable from 2 CLK to 16 CLK (0.30 ms to 2.37 ms). Assuming the rare firing rate of typically less than 120 fires/s in neural spike activity, the merging window of the proposed spike merger circuit is shorter than the spike firing periods. Thus, the spike merger can effectively reduce the detection error of the analog NEO. As shown in Figure 8b , the adjacent spike merger circuit maintains signal SPIKE_OUT at the high level during merging window length after the rising edge of comparator input COMP_IN. The adjacent spikes within typical 8 CLK periods (1.19 ms) are merged to eliminate glitches. 
The die photo of the proposed neural spike acquisition IC is shown in Figure 9 . We fabricated the IC using the standard 0.18 μm complementary metal oxide semiconductor (CMOS) process, obtaining a chip of 470 μm × 2600 μm. The power breakdown of the IC is shown in Table 4 . The supply current of the ULPIA using the 2-stage CBIA is 46.4 nA, and the total supply current of the IC is 193.3 nA with 0.6 V power supply. The measured transfer function and the input referred noise of the IA are shown in Figure 10a, The measured transfer function and the input referred noise of the IA are shown in Figure 10a Figure 11a shows the spike detection results with an input spike amplitude of 400 µV pk and intervals at 100 Hz. The spikes are properly detected, and the successful operation of the spike merger circuit is illustrated in Figure 10b . The digital signals of COMP_OUT and SPIKE_OUT are level-shifted from 0.6 V to 1.8 V for the purpose of monitoring. The typical merging window of the spike merger circuit is 1.19 ms (=840 Hz), and the high-pass corner frequency of the IA is 1461 Hz. Therefore, the maximum detectable firing rate of the input spike is limited to 840 Hz by the spike merger circuit. Because the maximum detectable firing rate is higher than the typical firing rate 120 fires/s in neural spike activity, the typical spikes can be detected properly.
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The IC shows the ultralow power consumption and good NEF and NEF·VDD 2 . To achieve the ultralow power consumption, the input referred noise and the highpass corner frequency are increased, and the low lowpass corner frequency is decreased. In the point of view of the full waveform neural recording, the noise and bandwidth performances of the IC are not sufficient. In the point of the spike extraction applications, this IC achieves the ultralow power spike pulses acquisition with sacrificing the noise and bandwidth performance. 
Conclusions
This paper presents an ultralow power neural spike acquisition IC with analog spike extraction. We fabricated the IC using the standard 0.18 µm CMOS process, obtaining a circuit of 470 µm × 2600 µm. The passive RC LPF in the CBIA acts as both DSL and self-bias. The ULPIA is implemented using the cascaded two self-biased CBIA. The ULPIA has a low current consumption of 46.4 nA at 0.6 V, NEF of 1.81, the bandwidth from 102 Hz to 1.94 kHz, and the input referred noise of 9.37 µVrms. In addition, we integrated a spike detector based on an analog NEO using a low-voltage open-loop differentiator and a gate-bulk input multiplier, and removed erroneous glitches using the adjacent spike removal circuit. Overall, the proposed IC achieves the ultralow power spike detection performance.
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